

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L22	2	(flash memory AND memory sector AND control signal generation circuit AND data memory circuit AND signal buffer AND address buffer AND address signal generation circuit AND data output buffer AND error correction circuit AND flash memory cell AND memory cell array AND external device aND command interface AND status output).clm.	US-PGPUB; USPAT; USOCR	ADJ	ON	2006/12/21 14:54

EAST Search History

10/601,636

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	123086	flash memory	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:39
L2	10068	flash memory cell\$1 or flash memory array	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:39
L3	36398	memory cell array	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L4	1516	memory sector\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L5	211	I3 and I4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L6	76	I5 and I1 and I2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L7	15602	signal buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40
L8	19753	address buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:40

EAST Search History

L9	114	address signal generation circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:41
L10	1936	control signal generation circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:41
L11	6614	data output buffer\$1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L12	5756	error correction circuit	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L13	4	l6 and l7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:53
L14	21	l6 and l8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L15	2	l14 and l9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42
L16	2	l14 and l10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:42

EAST Search History

L17	10	I14 and I11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L18	2	I17 and I12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L19	2	I15 and I16 and I18	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L20	2	I19 and I13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L21	2	I13 and I12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:43
L22	2	(flash memory AND memory sector AND control signal generation circuit AND data memory circuit AND signal buffer AND address buffer AND address signal generation circuit AND data output buffer AND error correction circuit AND flash memory cell AND memory cell array AND external device aND command interface AND status output).clm.	US-PGPUB; USPAT; USOCR	ADJ	ON	2006/12/21 14:54
L23	385	I1 and I12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:55

EAST Search History

L24	12	I23 and I7 and I8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:55
L25	3	I24 and I9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:56
L26	5	I24 and I10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 14:56
L27	4	I11 and I26	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:01
L28	27319	714/731 or 714/718 or 714/746 or 714/? or 711/100 or 711/108 or 711/? or 365/201 or 365/?	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:12
L29	5	I24 and I28	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	ADJ	ON	2006/12/21 15:12